CONTROL LINES CONCERNING RAM AND STAGED DATA PATHS

READ FROM STAGED REGISTERS REQUIRES RAMX = 0

WRITE TO RAM REQUIRES A HIGH-LEVEL PULSE ON XMPULSE

READ FROM RAM REQUIRES TRAMEL = 0

WRITE TO RAM / PROPER SIDE IS SELECTED

READ/WRITE PULSE VIA CELL ELICS TO LOAD RAMS OR OTHER DEPENDENT REGISTERS